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Architecture styles characterise families of architectures sharing common characteristics. We have
recently proposed configuration logics for architecture style specification. In this paper, we study a
graphical notation to enhance readability and easiness of expression. We study simple architecture
diagrams and a more expressive extension, interval architecture diagrams. For each type of diagrams,
we present its semantics, a set of necessary and sufficient consistency conditions and a method that
allows to characterise compositionally the specified architectures. We provide several examples il-
lustrating the application of the results. We also present a polynomial-time algorithm for checking
that a given architecture conforms to the architecture style specified by a diagram.
1 Introduction
Software architectures [25, 27] describe the high-level structure of a system in terms of components and
component interactions. They depict generic coordination principles between types of components and
can be considered as generic operators that take as argument a set of components to be coordinated and
return a composite component that satisfies by construction a given characteristic property [2].
Many languages have been proposed for architecture description, such as architecture description lan-
guages (e.g. [21, 10]), coordination languages (e.g. [24, 1]) and configuration languages (e.g. [28, 15]).
All these works rely on the distinction between behaviour of individual components and their coordi-
nation in the overall system organization. Informally, architectures are characterized by the structure of
the interactions between a set of typed components. The structure is usually specified as a relation, e.g.
connectors between component ports.
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Figure 1: Master/Slave architectures.
Architecture styles characterise not a single architecture but a family of architectures sharing common
characteristics, such as the types of the involved components and the topology induced by their coordina-
tion structure. Simple examples of architecture styles are Pipeline, Ring, Master/Slave, Pipes and Filters.
For instance, Master/Slave architectures integrate two types of components, masters and slaves, such that
each slave can interact only with one master. Fig. 1 depicts four Master/Slave architectures involving two
master components M1, M2 and two slave components S1, S2. Their communication ports are respectively
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p1, p2 and q1, q2. A Master/Slave architecture for two masters and two slaves can be represented as one
among the following configurations, i.e. sets of connectors: {p1q1, p2q2}, {p1q2, p2q1}, {p1q1, p1q2},
{p2q1, p2q2}. A term piq j represents a connector between ports pi and q j. The four architectures are
depicted in Fig. 1. The Master/Slave architecture style denotes all the Master/Slave architectures for
arbitrary numbers of masters and slaves.
We have recently proposed configuration logics [19] for the description of architecture styles. These
are powerset extensions of interaction logics [3] used to describe architectures. In addition to the opera-
tors of the extended logic, they have logical operators on sets of architectures. We have studied higher-
order configuration logics and shown that they are a powerful tool for architecture style specification.
Nonetheless, their richness in operators and concepts may make their use challenging.
In this paper we explore a different avenue to architecture style specification based on architecture
diagrams. Architecture diagrams describe the structure of a system by showing the system’s component
types and their attributes for coordination, as well as relationships among component types. Our notation
allows the specification of generic coordination mechanisms based on the concept of connector.
Architecture diagrams were mainly developed for architecture style specification in BIP [2], where
connectors are defined as n-ary synchronizations among component ports and do not carry any addi-
tional behaviour. Nevertheless, our approach can be extended for architecture style specification in other
languages by explicitly associating the required behaviour to connectors.
An architecture diagram consists of a set of component types, a cardinality function and a set of
connector motifs. Component types are characterised by sets of generic ports. The cardinality function
associates each component type with its cardinality, i.e. number of instances. Fig. 2 shows an architecture
diagram consisting of three component types T1, T2 and T3 with n1, n2 and n3 instances and generic ports
p, q and r, respectively. Instantiated components have port instances pi, q j, rk for i, j,k belonging to the
intervals [1,n1], [1,n2], [1,n3], respectively.
Connector motifs are non-empty sets of generic ports that must interact. Each generic port p in the
connector motif has two constraints represented as a pair m : d. Multiplicity m is the number of port
instances pi that are involved in each connector. Degree d specifies the number of connectors in which
each port instance is involved. The architecture diagram of Fig. 2 has a single connector motif involving
generic ports p, q and r.
A connector motif defines a set of possible configurations, where a configuration is a set of con-
nectors. The meaning of an architecture diagram is a set of architectures that contain the union of all
sub-configurations corresponding to each connector motif of the diagram. Fig. 3 shows the unique archi-
tecture obtained from the diagram of Fig. 2 by taking n1 = 3, mp = 1, dp = 1; n2 = 2, mq = 2, dq = 3,
n3 = 1, mr = 1, dr = 3. This is the result of composition of constraints for generic ports p, q and r. For
p, we have three instances and as both the multiplicity and the degree are equal to 1, each instance pi has
a single connector lead. For q, we have two instances and as the multiplicity is 2, we have connectors
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involving q1 and q2 and their total number is equal to 3 to meet the degree constraint. For r, we have a
single instance r1 that has three connector leads to satisfy the degree constraint.
We study a method that allows to characterise compositionally the set of configurations specified by
a given connector motif if consistency conditions are met. It involves a two-step process. The first step
consists in characterising configuration sets meeting the coordination constraints for each generic port p
of the connector motif. In the second step, connectors from the sets obtained from step one are fused one
by one, so that the multiplicities and the degrees of the ports are preserved, to generate the configuration
of the connector motif.
We study two types of architecture diagrams: simple architecture diagrams and interval architecture
diagrams. In the former the cardinality, multiplicity and degree constraints are positive integers, while in
the latter they can also be intervals. Interval diagrams are strictly more expressive than simple diagrams.
For each type of diagrams we present 1) its syntax and semantics; 2) a set of consistency conditions; 3) a
method that allows to characterise compositionally all configurations of a connector motif; 4) examples
of architecture style specification. Finally, we present a polynomial-time algorithm for checking that a
given diagram conforms to the architecture style specified by a diagram.
A complete presentation, with proofs and additional examples, of the results in this paper can be
found in the technical report [20].
The paper is structured as follows. Sects. 2 and 3 present simple and interval architecture diagrams,
respectively. Sect. 4 presents an algorithm for checking conformance of diagrams. Sect. 5 discusses
related work. Sect. 6 summarises the results and discusses possible directions for future work.
2 Simple Architecture Diagrams
2.1 Syntax and Semantics
We focus on the specification of generic coordination mechanisms based on the concept of connector.
Therefore, the nature and the operational semantics of components are irrelevant. As in the previous sec-
tion, we consider that a component interface is defined by its set of ports, which are used for interaction
with other components. Thus, a component type T has a set of generic ports T.P.
A simple architecture diagram 〈T ,n,C 〉 consists of: 1) a set of component types T = {T1, . . . ,Tk};
2) an associated cardinality function n : T → N, where N is the set of natural numbers (to simplify
the notation, we will abbreviate n(Ti) to ni); 3) a set of connector motifs C = {Γ1, . . . ,Γl} of the form
Γ= (a,{mp : dp}p∈a), where /0 6= a⊆⋃ki=1 Ti.P is a generic connector and mp,dp ∈ N (with mp > 0) are
the multiplicity and degree associated to generic port p ∈ a.
Fig. 4 shows the graphical representation of a simple architecture diagram with a connector motif.
An architecture is a pair 〈B,γ〉, where B is a set of components and γ is a configuration, i.e. a set
of connectors among the ports of components in B. We define a connector as a set of ports that must
interact. For a component B ∈B and a component type T , we say that B is of type T if the ports of B are
in a bijective correspondence with the generic ports in T . Let B1, . . . ,Bn be all the components of type
T in B. For a generic port p ∈ T.P, we denote the corresponding port instances by p1, . . . , pn and its
associated cardinality by np = n(T ).
4 Architecture Diagrams
Semantics 1. An architecture 〈B,γ〉 conforms to a diagram 〈T ,n,C 〉 if, for each i ∈ [1,k], the number
of components of type Ti inB is equal to ni and γ can be partitioned into disjoint sets γ1, . . . ,γl , such that,
for each connector motif Γ j = (a,{mp : dp}p∈a) ∈ C and each p ∈ a, 1) there are exactly mp instances of
p in each connector in γ j and 2) each instance of p is involved in exactly dp connectors in γ j.
We assume that, for any two connector motifs Γi = (a,{mip : dip}p∈a) (for i= 1,2) with the same set of
generic ports a, there exists p ∈ a, such that m1p 6= m2p. Without significant impact on the expressiveness
of the formalism, this assumption simplifies semantics and analysis. Details are provided in [20].
Multiplicity constrains the number of instances of the generic port that must participate in a con-
nector, whereas degree constrains the number of connectors attached to any instance of the generic port.
Consider the two diagrams and their conforming architectures shown in Figs. 5 and 6. They have the
same set of component types and cardinalities. Nevertheless, their multiplicities and degrees differ, re-
sulting in different architectures.
In Fig. 5, the multiplicity of generic port p is 1 and the multiplicity of generic port q is 3, thus, any
connector must involve one instance of p and all three instances of q. The degree of both generic ports is
1, so each port instance is involved in exactly one connector. Thus, the diagram defines an architecture
with one quaternary connector.
In Fig. 6 the multiplicities of both generic ports p and q are 1. Thus, all connectors are binary and
involve one instance of p and one instance of q. The degree of p is 3, thus three connectors are attached
to each instance. Thus, the diagram defines an architecture with three binary connectors.
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2.2 Consistency Conditions
Notice that there exist diagrams that do not define any architecture. Let us consider the diagram shown in
Fig. 4 with n1 = 3, mp = 1, dp = 1, n2 = 2, mq = 1 and dq = 1. Since the multiplicity is 1 for both generic
ports p and q, a conforming architecture must include only binary connectors involving one instance of
p and one instance of q. Since the degree of both p and q is 1, each port instance must be involved
in exactly one connector. However, the cardinalities impose that there be three connectors attached to
the instances of p, but only two connectors attached to the instances of q. Both requirements cannot be
satisfied simultaneously and thus, no architecture can conform to this diagram.
Consider a connector motif Γ = (a,{mp : dp}p∈a) in a diagram 〈T ,n,C 〉 and a generic port p ∈ a,
such that p ∈ T.P, for some T ∈T . We denote sp = np ·dp/mp the matching factor of p.
A regular configuration of p is a multiset of connectors, such that 1) each connector involves mp
instances of p and no other ports and 2) each of the np instances of port p is involved in exactly dp
connectors. Notice the difference between a configuration and a regular configuration of p: the former
defines a set of connectors, while the latter defines a multiset of sub-connectors involving only instances
of generic port p. Considering the diagram in Fig. 2 and the architecture in Fig. 3 the only regular
configuration of r is the multiset {r1, r1, r1}. The three copies of the singleton sub-connector r1 are then
fused with sub-connectors piq1q2 (i = 1,2,3), resulting in a configuration with three distinct connectors.
Lemma 2.1. Each regular configuration of a port p has exactly sp connectors.
A. Mavridou, E. Baranov, S. Bliudze & J. Sifakis 5
Table 1: Vector representation of regular configurations.
dp = 1 dp = 2 dp = 3
[100001] [110011] [200002] [111111] [120021] [210012] [300003]
[010010] [101101] [020020] [012210] [021120] [030030]
[001100] [011110] [002200] [102201] [201102] [003300]
Prop. 2.2 provides the necessary and sufficient conditions for a simple architecture diagram to be
consistent, i.e. to have at least one conforming architecture. The multiplicity of a generic port must
not exceed the number of component instances that contain this port. The matching factors of all ports
participating in the same connector motif must be equal integers. Finally, since the number of distinct
connectors of a connector motif is bounded and equal to ∏q∈a
(nq
mq
)
, there must be enough connectors to
build a configuration. Since, by the semantics of diagrams, connector motifs correspond to disjoint sets
of connectors, these conditions are applied separately to each connector motif.
Proposition 2.2. A simple architecture diagram has a conforming architecture iff, for each connector
motif Γ = (a,{mp : dp}p∈a) and each p ∈ a, we have: 1) mp ≤ np; 2) ∀q ∈ a, sp = sq ∈ N and 3) sp ≤
∏q∈a
(nq
mq
)
.
2.3 Synthesis of Configurations
The synthesis procedure for each connector motif has the following two steps: 1) we find regular config-
urations for each generic port; 2) we fuse these regular configurations generating global configurations
specified by the connector motif.
2.3.1 Regular Configurations of a Generic Port
We start with an example illustrating the first step of the synthesis procedure for a port p.
Example 1. Consider a port p with np = 4 and mp = 2. There are 6 connectors of multiplicity 2: p1 p2,
p1 p3, p1 p4, p2 p3, p2 p4, p3 p4, which correspond to the set of edges of a complete graph with vertices
p1, p2, p3, p4. The regular configurations of p for dp = 1,2,3, where each edge appears at most once are
shown in Fig. 7.
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Figure 7: Regular configurations of p with np = 4, mp = 2.
We provide an equational characterisation of all the regular configurations (i.e. multisets of connec-
tors) of a generic port p. Given np, mp, dp, for port instances p1, . . . , pnp , we associate a column vector
of non-negative integer variables X = [x1, . . . ,xw]T to the set {ai}i∈[1,w] of different connectors, where
w =
(np
mp
)
.
Consider Ex. 1 and variables x1, . . . ,x6 representing the number of occurrences in a regular configura-
tion of the connectors p1 p2, p1 p3, p1 p4, p2 p3, p2 p4, p3 p4, respectively. All the regular configurations,
for dp = 1,2,3, represented as vectors of the form [x1, . . . ,x6] are listed in Table 1. Notice that vectors
for dp > 1 can be obtained as linear combinations of the vectors for dp = 1.
6 Architecture Diagrams
For p, we define an np×w incidence matrix G = [gi, j]np×w with gi, j = 1 if pi ∈ a j and gi, j = 0
otherwise. We have GX = D, where D = [dp, . . . ,dp] (dp repeated np times). Any non-negative integer
solution of this equation defines a regular configuration of p. For Ex. 1, the equations are:
x1+ x2+ x3 = dp ,
x1+ x4+ x5 = dp ,
x2+ x4+ x6 = dp ,
x3+ x5+ x6 = dp ,
which is equivalent to

x1+ x2+ x3 = dp ,
x3 = x4 ,
x2 = x5 ,
x1 = x6 .
(1)
Notice that the vectors of Table 1 are solutions of (1).
2.3.2 Configurations of a Connector Motif
Let Γ = (a,{mp : dp}p∈a) be a connector motif such that all generic ports of a = {p1, . . . , pv} have the
same integer matching factor s. For each p j ∈ a, let γ j = {a ji }i∈[1,s] be a regular configuration of p j.
For arbitrary permutations pi j of [1,s], a set {a1i ∪
⋃v
j=2 a
j
pi j(i)}i∈[1,s] is a configuration specified by the
connector motif.
In order to provide an equational characterisation of the connector motif, we consider, for each
j ∈ [1,v], a corresponding solution vector X j of equations G jX j = D j characterising the regular config-
urations of p j. We denote by w j the dimension of the vector X j.
In order to characterise the configurations of connectors conforming to Γ, we consider, for each
configuration, the v-dimensional matrix E = [ei1,...,iv ]w1×···×wv of 0-1 variables, such that ei1,...,iv = 1 if
the connector a1i1 ∪ ·· · ∪ aviv belongs to the configuration and 0 otherwise. By definition, the sum of all
elements in E is equal to s. Moreover, the following equations hold:
x1i = Σi2,i3...,iv ei,i2,...,iv , for i ∈ [1,w1],
x2i = Σi1,i3,...,iv ei1,i,...,iv , for i ∈ [1,w2],
...
xvi = Σi1,i2,...,iv−1 ei1,...,iv−1,i , for i ∈ [1,wv].
(2)
For instance, for a fixed i∈ [1,w1], ei,i2,...,iv describe all connectors that contain a1i . The regular configura-
tion γ1 is characterised by X1, enforcing that a1i belongs to x1i connectors. The set of linear equations (2),
combined with the sets of linear equations G jX j =D j, for j ∈ [1,v], fully characterises the configurations
of Γ and can be used to synthesise architectures from architecture diagrams.
Example 2. Consider a diagram
({T1,T2},n,{Γ}), where T1 = {p}, T2 = {q}, n(T1) = n(T2) = 4 and
Γ= (pq,{(mp : dp,mq : dq)}) with mp = 2, mq = 3. The corresponding equations GpX = Dp, GqY = Dq
can be rewritten as {
x1+ x2+ x3 = dp,
x3 = x4, x2 = x5, x1 = x6,
and
{
3y1 = dq,
y1 = y2 = y3 = y4.
(3)
Together with the constraints xi = Σ jei, j and y j = Σiei, j, for E = [ei, j]6×4, equations (3) completely
characterise all the configurations conforming to Γ.
The same methodology can be used to synthesise configurations with additional constraints. To im-
pose that some specific connectors must be included, whereas other specific connectors must be excluded
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E =

y1 y2 y3 y4
x1 1 e1,2 e1,3 e1,4
x2 e2,1 e2,2 e2,3 1
x3 e3,1 e3,2 e3,3 e3,4
x4 e4,1 e4,2 e4,3 e4,4
x5 e5,1 0 e5,3 e5,4
x6 e6,1 e6,2 e6,3 e6,4

Figure 8: Matrix E with fixed values.
E =

XY 1 1 1 1
1 1 0 0 0
1 0 0 0 1
0 0 0 0 0
0 0 0 0 0
1 0 0 1 0
1 0 1 0 0

Figure 9: Valuation of matrix E.
from the configurations, the corresponding variables in the matrix E are given fixed values: 1 (resp. 0)
if the connector must be included (resp. excluded) from the configurations. The rest of the synthesis
procedure remains the same.
Example 3. Let us consider the diagram shown in Fig. 4 with n1 = 4, mp = 2, dp = 2, n2 = 4, mq = 3
and dq = 3. We want to synthesise the configurations of this diagram with the following additional
constraints: connectors p1 p2q1q2q3 and p1 p3q2q3q4 must be included, whereas connector p2 p4q1q2q4
must be excluded.
First, we compute the vectors X and Y that represent the regular configurations of generic ports p
and q, respectively. Variables x1, . . . ,x6 represent the number of occurrences in a configuration of the
connectors p1 p2, p1 p3, p1 p4, p2 p3, p2 p4, p3 p4, respectively. Variables y1, . . . ,y4 represent the number
of occurrences in a configuration of the connectors q1q2q3, q1q2q4, q1q3q4, q2q3q4, respectively.
Vector X can take one of the following values for dp = 2: [110011], [101101], [011110], [200002],
[020020] or [002200] (Ex. 1). Regular configurations of q are characterised by the equations 3y1 = d and
y1 = y2 = y3 = y4 (Ex. 2). For d = 3 there is a single solution Y = [1111].
We now consider the matrix E, where we fix e1,1 = e2,4 = 1 and e5,2 = 0 to impose the additional
synthesis constraints as shown in Fig. 8. Since, for all i ∈ [1,6], we have xi = Σ j ei, j and, for all j ∈ [1,4],
we have y j = Σi ei, j, we can deduce that the only possible valuation for X , Y and E is the one shown in
Fig. 9 corresponding to configuration {p1 p2q1q2q3, p1 p3q2q3q4, p2 p4q1q3q4, p3 p4q1q2q4}.
2.4 Architecture Style Specification Examples
Example 4. The Star architecture style consists of a single center component of type T1 = {p} and n2
components of type T2 = {q}. The central component is connected to every other component by a binary
connector and there are no other connectors. The diagram in Fig. 10 graphically describes this style.
Figure 13
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Figure 10: Star architecture style.
Example 5. We now consider the multi-star extension of the Star architecture style, with n center com-
ponents of type T1, each connected to d components of type T2 by binary connectors. As in Ex. 4, there
are no other connectors. The diagram of Fig. 11 graphically describes this architecture style.
8 Architecture Diagrams
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Figure 11: Multi-star architecture style.
3 Interval Architecture Diagrams
To enhance the expressiveness of diagrams we introduce interval architecture diagrams where the cardi-
nalities, multiplicities and degrees can be intervals. With simple architecture diagrams we cannot express
properties such as “component instances of type T are optional”. Let us consider the example of Fig. 1
that shows four Master/Slave architectures involving two masters and two slaves. In this example, one
of the masters might be optional, i.e. it might not interact with any slaves. In the first two architectures
of Fig. 1 each master interacts with one slave, however, in the last two architectures one master interacts
with both slaves while the other master does interacts with no slaves. In other words, the degree of m
varies from 0 to 2 and cannot be represented by an integer.
3.1 Syntax and Semantics
An interval architecture diagram 〈T ,n,C 〉 consists of: 1) a set of component types T = {T1, . . . ,Tk};
2) a cardinality function n :T → N2, associating, to each Ti ∈T , an interval n(Ti) = [nli,nui ]⊆ N (thus,
nli ≤ nui ); 3) a set of connector motifs C = {Γ1, . . . ,Γl} of the form Γ=
(
a,{ty[mlp,mup] : ty[dlp,dup]}p∈a
)
,
where /0 6= a⊆⋃ki=1 Ti.P is a generic connector and ty[mlp,mup], ty[dlp,dup], with [mlp,mup], [dlp,dup]⊆N non-
empty intervals and ty ∈ {mc,sc} (mc means “multiple choice”, whereas sc means “single choice”), are,
respectively, multiplicity and degree constraints associated to p ∈ a,
Semantics 2. An architecture 〈B,γ〉 conforms to an interval architecture diagram 〈T ,n,C 〉 if, for each
i ∈ [1,k], the number of components of type Ti inB lies in [nli,nui ] and γ can be partitioned into disjoint
sets γ1, . . . ,γl , such that for each connector motif Γ j =
(
a,{ty[mlp,mup] : ty[dlp,dup]}p∈a
) ∈ C and each
p ∈ a: 1) there are mp ∈ [mlp,mup] instances of p in each connector in γ j; in case of a single choice
interval the number of instances of p is equal in all connectors in γ j; 2) each instance of p is involved in
dp ∈ [dlp,dup] connectors in γ j; in case of a single choice interval, the number of connectors involving an
instance of p is the same for all instances of p.
In other words, each generic port p has an associated pair of intervals defining its multiplicity and
degree. The interval attributes specify whether these constraints are uniformly applied or not. We write
sc[x,y] (single choice) to mean that the same multiplicity or degree is applied to each port instance of
p. We write mc[x,y] (multiple choice) to mean that different multiplicities or degrees can be applied to
different port instances of p, provided they lie in the interval.
We assume that, for any two connector motifs Γi = (a,{ty[mlp,mup]i : ty[dlp,dup]i}p∈a) for i ∈ {1,2},
with the same set of generic ports a, there exists p ∈ a such that [mlp,mup]1 ∩ [mlp,mup]2 = /0. Similarly
to simple architecture diagrams, without significant impact on the expressiveness of the formalism, this
assumption greatly simplifies semantics and analysis.
Example 6. The diagram in Fig. 12 defines the set of architectures shown in Fig. 1. Notice that the degree
of generic port p is the multiple choice interval [0,2], since one master component may be connected to
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Figure 12: Architecture diagram for architectures in Fig. 1.
two slaves, while the other master may have no connections. For the sake of simplicity, we represent
intervals [x,x], mc[x,x] and sc[x,x] as x.
Proposition 3.1. Interval architecture diagrams are strictly more expressive than simple architecture
diagrams.
3.2 Consistency Conditions
Similarly to simple diagrams, there are interval diagrams that do not define any architectures. Prop. 3.2
provides the necessary and sufficient conditions for the consistency of interval diagrams. A connector
cannot contain more port instances than there exist in the system. Thus, the lower bound of multiplicity
should not exceed the maximal number of instances of the associated component type. For all generic
ports of a connector motif, there should exist a common matching factor that does not exceed the max-
imum number of different connectors between these ports. These conditions are a generalisation of
Prop. 2.2.
To simplify the presentation we use the following notion of choice function. Let IT and I be the
sets of, respectively, typed intervals and intervals, as in the definition of interval diagrams above. A
function g :IT →I is a choice function if it satisfies the following constraints:
g(ty[x,y]) =
{
[x,y], if ty = mc,
[z,z], for some z ∈ [x,y], if ty = sc.
Proposition 3.2. An interval architecture diagram 〈T ,n,C 〉 is consistent iff, for each T ∈ T , there
exists a cardinality ni ∈ [nli,nui ] and, for each connector motif (a,{Mp : Dp}p∈a) ∈ C and each p ∈ a,
there exist choice functions gmp ,g
d
p, such that, for [m
l
p,m
u
p] = g
m
p (Mp) and [d
l
p,d
u
p] = g
d
p(Dp) hold:
1. mlp ≤ np, for all p ∈ a, (where np = ni for p ∈ Ti.P),
2. U ∩⋂p∈a sp 6= /0, where U = [1,∏p∈a∑mupm=mlp (npm)], and
sp =

[
np·dlp
mup
,
np·dup
mlp
]
∩N , if mlp > 0,[
np·dlp
mup
,∞
)
∩N , if mlp = 0.
3.3 Synthesis of Configurations
The equational characterisation in Sect. 2.3 can be generalised, using systems of inequalities with some
additional variables, to interval architecture diagrams. Below, we show how to characterise the configu-
rations induced by n instances of a generic port p with the associated degree interval ty[dlp,d
u
p].
For a given multiplicity m, let X = [x1, . . . ,xw]T be the column vector of integer variables, corre-
sponding to the set {ai}i∈[1,w] (with w =
(np
mp
)
) of connectors of multiplicity m, involving port instances
p1, . . . , pn. Let G be the incidence matrix G = [gi, j]n×w with gi, j = 1 if pi ∈ a j and gi, j = 0 otherwise.
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Figure 13: Master/Slave architecture style and conforming architecture.
The configurations induced by the n instances of p are characterised by the equation GX = D, where
D = [d1, . . . ,dn]T and the additional (in)equalities:
d1 = · · ·= dn = d and dlp ≤ d ≤ dup, for ty = sc,
dlp ≤ d1 ≤ dup, . . . ,dlp ≤ dn ≤ dup, for ty = mc.
(4)
Example 7. As in Ex. 1, consider a generic port p and np = 4, mp = 2. For the degree interval sc[1,3], the
corresponding constraints are 1≤ d≤ 3, x1+x2+x3 = d, x4 = x3, x5 = x2, x6 = x1. For the degree interval
mc[1,3] the corresponding constraints are 1 ≤ di ≤ 3, for i ∈ [1,4], x1 + x2 + x3 = d1, x1 + x4 + x5 = d2,
x2+ x4+ x6 = d3, x3+ x5+ x6 = d4.
Suppose that the multiplicity of p in the motif is given by an interval ty[mlp,m
u
p]. Contrary to the
degree, multiplicity does not appear explicitly as a variable in the constraints. Instead, it influences
the number and nature of elements in both the matrix G and vector X . Therefore, for single choice
(i.e. ty = sc), the configurations induced by n instances of p are characterised by the disjunction of
the instantiations of the system of equalities combining GmXm = D with (4), for m ∈ [mlp,mup]. For
multiple choice (i.e. ty = mc), all the configurations are characterised by the system combining (4) with
∑m∈[mlp,mup](GmXm) = D .
Notice that the above modifications for interval-defined multiplicity are orthogonal to those in (4),
accommodating for interval-defined degree. Similarly to the single-choice case for multiplicity, for
interval-defined cardinality, the configurations are characterised by taking the disjunction of the char-
acterisations for all values n ∈ [nl,nu]. Based on the above characterisation for the configurations of
one generic port, global configurations can be characterised by systems of linear constraints in the same
manner as for simple architecture diagrams.
3.4 Architecture Style Specification Examples
Example 8. The diagram of Fig. 13 describes a particular Master/Slave architecture style and a con-
forming architecture for n1 = 2 and n2 = 5.
We require that each slave interact with at most one master and that each master be connected to the
same number of slaves. Multiplicities of both generic ports p and q are equal to 1, allowing only binary
connectors between a master and a slave. The single choice degree of generic port p ensures that all port
instances are connected to the same number of connectors which is a number in [1,n2]. The multiple
choice degree of generic port q ensures that all port instances are connected to at most one master.
Example 9. The diagram in the left of Fig. 14 describes the Repository architecture style involving a
single instance of a component of type R and an arbitrary number n2 of data-accessor components of type
A. We require that all connectors involve the R component. In the right of Fig. 14, we show conforming
architectures for n2 = 3.
Example 10. The Map-Reduce architecture style [6] allows processing large data-sets, such as those
found in search engines and social networking sites. Fig. 15 graphically describes the Map-Reduce
architecture style. A conforming architecture for n1 = 3 and n2 = 2 is shown in Fig. 16.
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Figure 14: Repository architecture style and conforming architectures.
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Figure 15: Map Reduce architecture style.
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Figure 16: Map Reduce architecture.
A large dataset is split into smaller datasets and stored in the global filesystem (GFS). The Master
is responsible for coordinating and distributing the smaller datasets from the GFS to each of the map
workers (MW ). The port in of each MW is connected to the Mcontrol and read ports of the Master
and the GFS, respectively. Each MW processes the datasets and writes the result to its dedicated local
filesystem (LFS) through a binary connector between their out and write ports. The connector is binary
since no MW is allowed to read the output of another MW . Each reduce worker (RW ) reads the results
from multiple LFS as instructed by the Master. To this end, the in port of each RW is connected to the
Rcontrol and read ports of the Master and some LFS, respectively. Each RW combines the results and
writes them back to the GFS through a binary connector between their out and write ports.
4 Checking Conformance
Algorithm 1 with polynomial-time complexity checks whether an architecture 〈B,γ〉 conforms to a
simple diagram 〈T ,n,C 〉. It can be easily extended for interval diagrams as shown in [20].
Algorithm 1 checks the validity of the following three statements: 1) the number of components of
each type T is equal to n(T ); 2) there exists a partition of γ into γ1, . . . ,γl such that each γi corresponds to
a different connector-motif Γi ∈ C of the diagram; 3) for each connector motif Γi and its corresponding
γi, the number of times each port instance participates in γi satisfies the degree constraints. The three
statements correspond to functions VerifyCardinality, VerifyMultiplicity and VerifyDegree, respectively.
If all statements are valid the algorithm returns true, i.e. the architecture conforms to the diagram.
In particular, function VerifyCardinality takes as input the architecture diagram 〈T ,n,C 〉 and the set
of components B of the architecture 〈B,γ〉. It counts the number of components for each component
type in B and it returns true if for each component type T of the diagram its cardinality matches the
corresponding number of components inB. Otherwise it returns false and algorithm 1 terminates.
Function VerifyMultiplicity takes as input the configuration γ of the architecture 〈B,γ〉 and the set
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Algorithm 1: VerifyArchitecture
Data: Architecture 〈B,γ〉, diagram 〈T ,n,C 〉
Result: Returns true if the architecture satisfies the diagram
〈T ,n,C 〉. Otherwise returns f alse.
if not VerifyCardinality(B, 〈T ,n,C 〉) then
return f alse;
Sγ ←− VerifyMultiplicity(γ , C );
ifSγ = /0 then
return f alse;
for Γ ∈ C do
if not VerifyDegree(Sγ [Γ],Γ) then
return f alse;
return true;
Function VerifyCardinality(B, 〈T ,n,C 〉)
Data: Set of componentsB, diagram 〈T ,n,C 〉
Result: Returns true if the number of components of each
type inB is equal to corresponding cardinality of the
diagram. Otherwise, it returns f alse.
/* Map with key: type, value: number of
instances */
countTypes←− {};
for Bi ∈B do
countTypes[typeo f (Bi)]++;
for Ti ∈T do
if countTypes[T ] 6= n[T ] then
return f alse;
return true;
of connector motifs C of the architecture diagram 〈B,γ〉. The function checks whether there exists a
partition of γ such that each sub-configuration γi of γ corresponds to a distinct connector motif Ci of C ,
i.e. each connector k in γi conforms to the multiplicity constraints of Ci. If such a partition exists the
function returns it. Otherwise, it returns /0 and algorithm 1 terminates.
Function VerifyDegree takes a connector motif Γ of C and its corresponding sub-configuration of
γ assigned by VerifyMultiplicity. For each port instance in the sub-configuration it checks whether
the number of times the port participates in different connectors is equal to the corresponding degree
constraint of the connector motif. If the check fails, algorithm 1 terminates.
Algorithm 1 uses a number of auxiliary functions. Function generic(p) takes a port instance and
returns the corresponding generic port. Function typeof(B) returns the component type of component
B. Operation map[key]++ increases the value associated with the key by one if the key is in the map,
otherwise it adds a new key with value 1.
5 Related Work
A plethora of approaches exist for architecture specification. Patterns [5, 9] are commonly used for
specifying architectures in practical applications. The specification of architectures is usually done in
a graphical way using general purpose graphical tools. Such specifications are easy to produce but the
meaning of the design may not be clear since the graphical conventions lack formal semantics and thus,
are not amenable to formal analysis.
A number of Architecture Description Languages (ADLs) have been developed for architecture spec-
ification [21, 29, 23]. Nevertheless, according to [18], architectural languages used in practice mostly
originate from industrial development instead of academic research. Practitioners insist on using UML
even though it lacks formal semantics. ADLs with formal semantics require the use of formal languages
which are considered as difficult for practitioners to master [18]. To address this issue, we propose ar-
chitecture diagrams that combine the benefits of graphical languages and rigorous formal semantics. By
relying on the minimal set of notions, we emphasize the conceptual clarity of our approach.
Architecture diagrams were developed to accommodate architecture specification in BIP [2], wherein
connectors are n-ary relations among ports and do not carry any additional behaviour. This strict separa-
tion of computation from coordination allows reasoning about the coordination constraints structurally
and independently from the behaviour of coordinating components. However, our approach can be ex-
tended to describe architecture styles in other coordination languages by explicitly associating the re-
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quired behaviour to connector motifs. In particular, this can be applied to specify connector patterns
in Reo [1], by associating multiplicity and degree to source and sink nodes of connectors. The main
difficulty is to correctly instantiate the behaviour depending on the number of ends in the connector.
Function VerifyMultiplicity(γ , C )
Data: Configuration γ , set of connector motifs C
Result: Returns a partitionPγ of γ into connectors that satisfy
the multiplicity constraint. If no partition exists, it
returns /0.
// Map with key: Γ, value: sub-configuration
partition←− {}
for Γ ∈ C do
partition[Γ]←− /0;
// Map with key: generic port, value: number
of port instances in connector
for k ∈ γ do
portscount←− {} for pi ∈ k do
portscount[generic(p)]++;
x←− f alse;
for Γ= (a,{mp : dp}p∈a) ∈ C do
if a = keys(portscount) then
y←− true;
for p ∈ a do
if portscount[p] 6= mp then
y←− f alse;
break;
if y then
partition[Γ]←− partition[Γ]∪ k;
x←− true;
break;
if x = f alse then
return /0;
return partition;
Function VerifyDegree(γi, Γ)
Data: Configuration γi, connector motif Γ
Result: Returns true if the degree requirements are satisfied.
Otherwise, it returns false.
// Map with key: port, value: number of
connectors
degrees←− {}
for k ∈ γi do
for pi ∈ k do
degrees[pi]++;
for pi ∈ keys(degrees) do
if degrees[pi] 6= dgeneric(pi) then
return f alse;
return true;
Alloy [12] has been used for architecture style
specification, in the ACME [13] and Darwin [7]
ADLs. The connectivity primitives in [13, 7] are
binary predicates and cannot tightly characterize
coordination structures involving multiparty inter-
action. To specify an n-ary interaction, these ap-
proaches require an additional entity connected by
n binary links with the interacting ports. Since the
behaviour of such entities is not part of the archi-
tecture style, it is impossible to distinguish, e.g.
between an n-ary synchronisation and a sequence
of n binary ones.
Architecture diagrams consist of component
types and connector motifs, respectively compara-
ble to UML components and associations [11, 22].
One important difference between connector mo-
tifs and UML associations is that the latter can-
not specify interactions that involve two or more
instances of the same component type [22]. In
UML, the term “multiplicity” is used to define
both 1) the number of instances of a UML compo-
nent and 2) the number of UML links connected
to a UML component. In architecture diagrams,
we call these, respectively, “cardinality” and “de-
gree”. We use the term “multiplicity” to denote
the number of components of the same class that
can be connected by the same connector. The dis-
tinction between multiplicity and degree is key for
allowing n-ary connectors involving several in-
stances of the same component type.
A large body of literature, originating in [8,
17], studies the use of graph grammars and trans-
formations [26] to define software architectures.
Although this work focuses mainly on dynamic
reconfiguration of architectures, e.g. [4, 14, 16],
graph grammars can be used to define architecture
styles: a style admits all the configurations that
can be derived by its defining grammar. The use
of context-free grammars allows inductive defini-
tions and reasoning about architectures. The downside is that such definitions require additional non-
terminal symbols to represent variable size structures, e.g. list of all slaves in a Master/Slave architec-
ture. We take a different approach, whereby all constraints appear directly in the architecture diagram for
which we provide denotational semantics. The rationale is the following: we assume that the reasoning is
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carried out by an “expert”, who defines the architectural style, whereas the “user” only needs the minimal
information in order to select and instantiate it. Thus, structural information, e.g. necessary information
for an inductive proof that the style imposes a certain property, does not appear in the diagram, but only
the entities that form the target system.
6 Conclusion and Future Work
We studied architecture diagrams, a graphical language rooted in well-defined semantics for the descrip-
tion of architecture styles. We studied two classes of diagrams. Simple architecture diagrams express
uniform degree and multiplicity constraints. They are easy to interpret and use but have limited expres-
sive power. Interval architecture diagrams allow heterogeneity of multiplicity and degree and thus, are
strictly more expressive. Architecture diagrams provide powerful and flexible means for graphical speci-
fication of architectures with n-ary connectors. Using architecture diagrams instead of purely logic-based
specifications confers the advantages of graphical formalisms.
In an ongoing project partially financed by the European Space Agency, we are using architecture
diagrams to describe architectures in the case studies of the project. We are currently working on extend-
ing the current notation with arithmetic constraints and implementing the synthesis procedure described
in this paper with the JaCoP1 constraint solver. In the future, we plan to extend connector motifs with
data flow information and study the expressive power of architecture diagrams.
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